布局布线

OPT 31-306

软件版本

Vivado 2022.1

问题描述

在 ZCU106 开发板使用 DDR4 MIG IP 核时综合通过,布局布线报错

1
2
3
4
5
ERROR: [Ip 78-112] Not able to find enough and valid I/O's in the device selected to fit this configuration. Require minimum of 155 enough and valid I/O's. Please choose bigger device to accommodate or modify the memory configuration (for eg. reducing Datawidth or opting for low density memory part etc..) to fit in this device.
ERROR: [IP_Flow 19-3805] Failed to generate and synthesize debug IP xilinx.com:ip:ddr4_phy:2.2.
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
ERROR: [Mig 66-119] Phy core regeneration & stitching failed. Please check vivado.log and debug_core_synth.log files in the directory: impl_1/.Xil/Vivado-241474-daydig9/241474 to debug the problem.
ERROR: [Opt 31-306] MIG/Advanced IO Wizard Cores generation Failed.

解决方案

系 Vivado 自身 Bug,解决方案来自 Xilinx 官网论坛,首先下载补丁文件

解压后将整个文件夹拷贝至 Vivado 补丁文件夹下,默认 ${install_dir}/${version}/patches(如:C:\Xilinx\Vivado\2022.1\patches),patches 文件夹不存在则手动创建

重启 Vivado 后标题栏应显示补丁编号